

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 730 258 A1

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:

04.09.1996 Bulletin 1996/36

(51) Int Cl.<sup>6</sup>: G09G 3/36

(21) Application number: 96400415.4

(22) Date of filing: 28.02.1996

(84) Designated Contracting States:  
DE FR GB

(30) Priority: 28.02.1995 JP 65189/95

(71) Applicant: SONY CORPORATION  
Tokyo (JP)

(72) Inventors:

- Hayashi, Yuji  
Shinagawa-ku, Tokyo (JP)

- Ichikawa, Hiroaki  
Shinagawa-ku, Tokyo (JP)
- Iida, Masayuki  
Shinagawa-ku, Tokyo (JP)
- Tsubota, Hiroyoshi  
Shinagawa-ku, Tokyo (JP)


(74) Representative: Thévenet, Jean-Bruno et al  
Cabinet Beau de Loménie  
158, rue de l'Université  
75340 Paris Cédex 07 (FR)

(54) Matrix display apparatus working with different video standards

(57) A display apparatus comprises arrayed pixels (LC), a vertical-scanning circuit (1), and a horizontal-scanning circuit (2). The vertical-scanning circuit outputs selection pulses (A, B, C, D) one after another to sequentially scan pixels in one vertical-scanning period in units of lines. The horizontal-scanning circuit sends and writes a video signal into the pixel line selected by

the sequential scanning in one horizontal-scanning period. The vertical-scanning circuit is provided with a switching section (3, 4, 5) to control the consecutive outputs of the selection pulses and to adjust the number of pixel lines to be selected in one horizontal period according to the specification of the video signal used. This configuration enables both noninterlaced driving and interlaced driving.

FIG. 1B



EP 0 730 258 A1

## Description

### BACKGROUND OF THE INVENTION

#### 1. Field of the Invention

The present invention relates to display apparatuses among which typical is an active-matrix liquid crystal panel having a horizontal-scanning circuit and a vertical-scanning circuit, and more particularly, to a display apparatus which has a full-line screen and can internally switch between an interlaced drive and a noninterlaced drive.

#### 2. Description of the Related Art

In the NSTC method, which is the Japanese TV broadcasting standard, one frame consists of two fields, odd and even fields, and has 525 lines and a frame frequency of 30 Hz. Most compact liquid crystal TV sets and projection liquid crystal displays now available have, however, 220 to 240 horizontal-scanning lines. The number of these lines is about half that of the effective scanning lines in the NSTC method. These liquid crystal displays use a half-line drive, which completes one screen only with a video signal for one field. Although the vertical resolution decreases in terms of picture quality, the half-line drive increases the resolution by about 30% compared with interlaced scanning with the same number of lines because the half-line drive uses noninterlaced scanning. With this consideration being taken into account, the vertical resolution decreases by about 35% in the half-line drive.

This reduction in resolution has little effect on the quality of a picture on a small screen, such as a 3- or 4-inch screen. For a projection liquid crystal display which projects a picture onto a large screen, such as a 40-inch or more screen, a full-line drive is strongly required and it has been increasingly developed these days. Fig. 16 shows an active-matrix liquid crystal panel with a full frame. This panel comprises a screen 101 including arrayed liquid crystal pixels, a vertical-scanning circuit (V scanner) 102, and a horizontal-scanning circuit (H scanner) 103. The V scanner 102 outputs selection pulses one after another to sequentially scan pixels in one vertical-scanning period in units of lines. The H scanner 103 writes a video signal into the pixel line 104 selected by the sequential scanning in one horizontal-scanning period. As described above, an active-matrix liquid crystal panel with a full frame has twice the number of lines 104 (horizontal-scanning lines) in comparison with a panel with a half frame, which has 220 to 240 lines. Such a liquid crystal panel with a full frame is especially suited to a projection liquid crystal display or the like for displaying computer graphics on a large screen. In this case, since a video signal such as that called VGA is supplied, a noninterlaced drive is possible without any modification.

In some cases, instead of a noninterlaced signal such as VGA, an interlaced signal such as a TV signal is required to be input for displaying TV images or video images. In this case, the interlaced signal such as a TV signal is doubled in speed in a converter 105, and then supplied to a liquid crystal display, as shown in Fig. 17. With this processing, a TV signal can be used in a noninterlaced drive in the same way as a VGA signal. To perform double-speed processing in the converter 105, however, a large capacity of memory is required, making the system large. To summarize, when one liquid crystal panel is used in common for a computer-output signal, such as a VGA signal, and a usual TV signal, a large capacity of external memory is required to apply a noninterlaced drive to the TV signal, making the system complicated.

To display a TV signal on a liquid crystal panel with a full frame, an interlaced drive can be used instead of using noninterlace conversion. Fig. 18 shows such an example. In this case, the V scanner 102 selects two lines at a time in one horizontal-scanning period. In this two-line simultaneous selection method, however, when pairs of lines selected at the same time are fixed, only the same resolution as that in a half-frame structure is obtained.

Fig. 19 shows an example with an improved structure. A pair of V scanners 102a and 102b are provided at the left and right sides of the screen 101. The first V scanner 102a is, for example, for the odd field. It selects the first and second lines at the same time, and next selects the third and fourth lines simultaneously. In contrast, the second V scanner 102b is for the even field. It selects the first line alone, and then selects the second and third lines at the same time. Next, it selects the fourth and fifth lines simultaneously. In this way, pairs of lines selected at the same time are changed in the odd and even fields, increasing the vertical resolution. Although the pair of V scanners, 102a and 102b, can handle an interlaced drive for a TV signal, however, they are not required for a noninterlaced drive for an input VGA signal. This means that this structure is not necessarily suited to a full-frame structure which can be used in common for a noninterlaced drive and an interlaced drive.

Fig. 20 shows another circuit structure which enables an interlaced drive to be performed in a liquid crystal panel with a full frame structure. This circuit has two systems of scanners, the first V scanner 102c for odd-numbered lines and the second V scanner 102d for even-numbered lines. When this pair of V scanners, 102c and 102d, are built in the liquid crystal panel, the panel has to be larger in size by the space required for those scanners. A structure having two systems of scanners is not necessarily required for a noninterlaced drive, having no particular merits. The method shown in Fig. 20, in which a respective set including every other line is selected in each field, is the same as an interlaced drive in a CRT. Since a liquid crystal panel needs ac

drive, however, refresh is performed at 15 Hz in effect and it may cause flicker. In a half frame structure having about 230 lines in the vertical direction, refresh is made at 30 Hz, causing no flicker problem. To display a picture at the same quality as that for a TV display with 400 lines or more, the above-described flicker has to be eliminated.

## SUMMARY OF THE INVENTION

To solve the above-described technical problems in the conventional apparatuses, it is an object of the present invention to provide, in a display apparatus with a full-frame structure designed for displaying computer outputs such as a VGA signal, a circuit enabling a TV signal to be also displayed. In other words, it is an object of the present invention to provide a display apparatus which allows both interlaced drive shown in Fig. 16 and noninterlaced drive shown in Fig. 19 or Fig. 20 simply by internal switching operations.

To achieve the foregoing object, the following measures are taken. A display apparatus according to the present invention basically comprises arrayed pixels, a vertical-scanning circuit, and a horizontal-scanning circuit. The vertical-scanning circuit sequentially outputs selection pulses and line-sequentially scans pixels in one vertical-scanning period. The horizontal-scanning circuit transmits and writes a video signal in one horizontal-scanning period into the pixel lines selected with the sequential scanning. It is a feature of the apparatus that the vertical-scanning circuit includes switching means for controlling the switching of the selection pulses sequentially output and adjusts the number of pixel lines to be selected in a horizontal-scanning period according to the standard of the video signal.

The following describes precisely operations occurring in a preferred embodiment of the invention. The switching means enables a noninterlaced drive to be performed for one frame in one vertical-scanning period by selecting one line in every horizontal-scanning period when a video signal conforming to the noninterlace standard is input. The switching means enables an interlaced drive to be performed for one field in one vertical-scanning period by selecting two lines at the same time in every horizontal-scanning period when a video signal conforming to the interlace standard is input, and shifts the simultaneously selected two lines by one line in every field.

The foregoing configuration can also be applied when video signals conforming to various standards having different numbers of scanning lines are handled. The switching means enables a normal drive by always selecting one line in every horizontal-scanning period when a video signal conforming to the normal standard having the regular number of scanning lines is input. The switching means also enables a so-called extension drive by combining at the specified rate a drive with one line being selected in one horizontal-scanning period

and a drive with two lines being selected in one horizontal-scanning period when a video signal conforming to a special standard having a smaller number of scanning lines than the regular number is input.

In certain embodiments, the vertical-scanning circuit comprises a multiple-stage shift register for sequentially transmitting a vertical-scanning start signal according to a vertical-scanning clock signal and for sequentially generating primary selection pulses, and gate means for generating secondary selection pulses by applying gate processing to a pair of primary selection pulses output from adjacent stages in the shift register. The switching means is disposed between the shift register and the gate means, and supplies the pair of primary selection pulses to the gate means as is to output secondary selection pulses when one line is selected in one horizontal-scanning period. The switching means also supplies one of the pair of primary selection pulses to the gate means with the other being intercepted to allow the original primary selection pulse to be output when two lines are selected at the same time in one horizontal-scanning period.

In such embodiments, advantageously the vertical-scanning circuit allows an interlaced drive to be performed with respective sets comprising every other line being selected, instead of an interlaced drive with two lines selected at the same time. The vertical-scanning circuit enables an interlaced drive to be performed for one field in one vertical-scanning period by selecting one of two pixel lines and not selecting the other in every horizontal-scanning period when a video signal conforming to the interlace standard is input, and includes means for switching pixel lines to be selected and pixel lines to be not selected in every field.

According to the preferred embodiment of the present invention, the vertical-scanning circuit embedded in the display apparatus can internally switch between one-line separate selection and two-line simultaneous selection. With this configuration, both noninterlaced drive and interlaced drive can be used in one display apparatus. By combining one-line separate selection and two-line simultaneous selection appropriately, video signals conforming to various standards can be displayed.

## BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1A and 1B are circuit diagrams of a display apparatus according to a first embodiment of the present invention.

Fig. 2 is a timing chart used for explaining operations in the first embodiment.

Fig. 3 is a timing chart used for explaining operations in the first embodiment.

Fig. 4 is a timing chart used for explaining operations in the first embodiment.

Fig. 5 is a timing chart used for explaining operations in the first embodiment.

Fig. 6 is a circuit diagram showing a detailed configuration of a vertical-scanning circuit embedded in the first embodiment.

Fig. 7 is a circuit diagram showing a detailed configuration of another vertical-scanning circuit embedded in the first embodiment.

Figs. 8A and 8B are typical plans showing dot configurations of liquid crystal panels.

Fig. 9 is a circuit diagram used for explaining an "extension" drive in a liquid crystal panel.

Fig. 10 is a typical plan showing an "extension" drive.

Fig. 11 is a block diagram showing the configuration of a vertical-scanning circuit suitable for an "extension" drive.

Fig. 12 is a circuit diagram showing a detailed configuration of the vertical-scanning circuit shown in Fig. 11.

Fig. 13 is a timing chart used for explaining operations of the vertical-scanning circuit shown in Fig. 12.

Fig. 14 is a typical plan showing another example of an "extension" drive.

Fig. 15 is a system block diagram showing the entire configuration of a display apparatus according to the present invention.

Fig. 16 is a typical plan showing an example of a conventional liquid crystal panel.

Fig. 17 is a plan showing another example of a conventional liquid crystal panel.

Fig. 18 is a plan showing still another example of a conventional liquid crystal panel.

Fig. 19 is a plan showing yet another example of a conventional liquid crystal panel.

Fig. 20 is a plan showing a further example of a conventional liquid crystal panel.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A preferred embodiment of the present invention will be described below in detail by referring to the drawings. Figs. 1A and 1B are circuit diagrams showing a basic configuration of an active-matrix liquid crystal panel used in a display apparatus according to the present invention.

Fig. 1A illustrates the entire configuration of the liquid crystal panel, which includes peripheral circuits. As shown in the figure, the panel has arrayed pixels LC. Each liquid crystal pixel LC comprises liquid crystal held between the pixel electrode provided at an active-element substrate and the opposing electrode provided at an opposing substrate. The specified opposing voltage  $V_{com}$  is applied to the opposing electrode. Each liquid crystal pixel LC is connected to a supplementary capacitor  $C_s$  in parallel. As a switching element for driving each liquid crystal pixel LC, a thin-film transistor  $T_r$  is integrated. Gate lines X are arranged along the row direction of the arrayed liquid crystal pixels LC and signal lines Y

are arranged along the column direction, perpendicular to the gate lines X. The source electrode of each thin-film transistor  $T_r$  is connected to the corresponding signal line Y, the drain electrode is connected to the corresponding pixel electrode, and the gate electrode is connected to the corresponding gate line X.

The liquid crystal panel further comprises a vertical-scanning circuit (V scanner) 1 and a horizontal-scanning circuit (H scanner) 2. The vertical-scanning circuit 1 outputs selection pulses one after another to the gate lines X to make the thin-film transistors  $T_r$  on the same gate line electrically conductive and line-sequentially scans the liquid crystal pixels LC. The vertical-scanning circuit 1 sequentially transmits a rectangular vertical-scanning-start signal VST input from the outside in synchronization with rectangular vertical-scanning clock signals VCK1 and VCK2 also input from the outside to output the above-described selection pulses. VCK1 and VCK2 are offset by 180 degrees from each other in phase. In addition to these signals, control signals, SLT and EN, are also supplied.

The horizontal-scanning circuit 2 controls opening and closing of the respective horizontal analog switch HSW connected to each signal line Y. Through this horizontal analog switch HSW, video signals for the three primary colors, red (R), green (G), and blue (B), are supplied to each signal line Y. The horizontal-scanning circuit 2 sequentially transmits a horizontal-scanning-start signal HST input from the outside in synchronization with horizontal-scanning clock signals HCK1 and HCK2 also input from the outside to control opening and closing of horizontal analog switches HSW. With this configuration, video signals are sent to and written into liquid crystal pixels LC on a line selected for one horizontal-scanning period. HCK1 and HCK2 are offset by 180 degrees from each other in phase.

The vertical-scanning circuit 1 has switching means for controlling the switching of the sequential output of selection pulses to adjust the number of lines to be selected in a horizontal-scanning period according to the specification of video signals. Fig. 1B shows a detailed configuration of the circuit. As shown in the figure, the vertical-scanning circuit 1 includes a shift register 3 comprising multiple stages of D flip-flops to sequentially transmit the vertical-scanning start signal VST to sequentially generate primary selection pulses a, b, c, d, etc. The vertical-scanning circuit 1 also includes gate means 4 to apply a gate operation to a pair of primary selection pulses (for example, a and b) output from two stages adjacent to each other in the shift register 3 to generate the secondary selection pulse (for example, A1).

The gate means 4 comprises front-stage AND gate elements (AND1) arranged correspondingly to the stages of the shift register 3. In this embodiment, back-stage AND gate elements (AND2) are provided to shape the waveforms of secondary selection pulses A1, B1, C1, etc. Enable signal EN is applied to one input terminal of

each of AND2 and one of secondary selection pulses A1, B1, C1, etc. which has not yet been waveform-shaped is input to the other input terminal of AND2. The secondary selection pulses which have been waveform-shaped, A2, B2, C2, etc., are output from the output terminals of AND2. Switching means 5 is disposed between the shift register 3 and the gate means 4. The switching means 5 comprises switches SW disposed correspondingly to the stages of D flip-flops. Opening and closing of the switches SW are controlled by externally-input control signal SLT.

When a line is selected in one horizontal-scanning period, control signal SLT becomes low to close the switches. Then, a pair of first selection pulses (for example, a and b) is applied to the gate means 4 as is and the corresponding secondary selection pulse (for example, A2) is output. When two lines are selected at the same time in one horizontal-scanning period, control signal SLT becomes high to open the switches so that the power voltage is connected. Then, one of a pair of first selection pulses (for example, b) is disconnected and the other (for example, a) is applied to the gate 4 to allow the original first selection pulse (a in this case) to be output. This first selection pulse a is waveform-shaped in the specified way at the back-stage AND gate element AND2 in the gate means 4.

By referring to Figs. 2 and 3, operations of the vertical-scanning circuit shown in Fig. 1B will be described in detail. Fig. 2 is a timing chart of signals used in a liquid crystal panel having a full-frame structure during noninterlaced driving. This timing chart is applied, for example, when a computer output such as a VGA signal is displayed. Vertical-scanning clock signals VCK1 and VCK2 have a duty cycle of 50%. In noninterlaced driving, control signal SLT is low and the switches in the switching means 5 are electrically conductive. Enable signal EN for waveform shaping is an active-low signal and fixed to high in a noninterlaced drive. Signals a to d shown in the timing chart in Fig. 2 correspond to the primary selection pulses output from the stages of the D flip-flops shown in Fig. 1B. As understood from the figure, vertical-scanning start signal VST is sequentially transmitted at each half period of clock signals VCK1 and VCK2, and primary selection pulses a to d are obtained sequentially from the D flip-flop stages. These primary selection pulses are handled by AND1 and secondary selection pulses A1, B1, C1, D1, etc. are sequentially output. Since enable signal EN is fixed to high, these secondary selection pulses A1 to D1 are output as is as final secondary pulses A2 to D2. Therefore, in a noninterlaced drive, the primary selection pulses A2, B2, C2, etc. are sequentially generated at each line of the liquid crystal panel and a video signal for one line is transmitted and written.

Fig. 3 is a timing chart of signals during interlaced driving with two lines being selected at the same time. This timing is applied, for example, when a TV signal is displayed on the liquid crystal panel shown in Fig. 1A.

In this interlaced driving, control signal SLT is switched to high, and switches SW in the switching means 5 become open. The primary selection pulses output from the D flip-flop stages are supplied to and pass through the corresponding front-stage AND-gate elements AND1 in the gate means 4. Enable signal EN comprises active-low pulses.

As shown in the figure, when interlaced driving with two lines being selected at the same time is applied to the liquid crystal panel having a full-frame structure according to the present invention, the duty cycle of VCK1 is set to 5% and that of VCK2 is set to 95%. In this case, primary selection pulse b output from the second-stage D flip-flop is delayed by the time corresponding to the duty cycle of 5% against primary selection pulse a output from the first-stage D flip-flop. Primary selection pulse c output from the third-stage D flip-flop is delayed by the time corresponding to the duty cycle of 95% against primary selection pulse b output from the second-stage D flip-flop.

A pair of primary selection pulses a and b is substantially overlapped and can select two lines at the same time in one horizontal-scanning period. The next pair of primary selection pulses c and d is also substantially overlapped and can select two lines at the same time. Switches SW in the switching means 5 are set to open so that the primary selection pulses a to d pass through the front-stage AND-gate element AND1 in the gate means 4 as is. At the rising or falling edges, however, primary selection pulses a to d are overlapped with each other by time X corresponding to a duty cycle of 5%. To eliminate this overlap, enable signal EN is periodically made low to close back-stage AND-gate element AND2 in the gate means by the time corresponding to the overlap. This time is set within the horizontal-scanning blanking period and it is set sufficiently short so that it does not cause any practical problems.

As a result of the above, from the gate means 4, a pair of secondary selection pulses A2 and B2 which are completely overlapped is output and two lines can be selected at the same time. In the next horizontal-scanning period, a pair of secondary selection pulses C2 and D2 are output with the two pulses being completely overlapped and two lines are selected at the same time. A pair of A2 and B2 is completely separated from a pair of C2 and D2 by the above-described waveform shaping with enable signal EN.

To perform interlaced driving with two lines being selected at the same time, pairs of two lines selected at the same time have to be shifted by one line in the odd field and the even field. In this embodiment, VCK1 and VCK2 are switched in every field to change pairs of two lines selected at the same time. As shown in the timing chart in Fig. 3, pairs of a and b, and c and d in the odd field are shifted by one line in the even field by switching VCK1 and VCK2.

As described above, selection pulses used for line-sequential scanning are generated by the shift register

3 having D flip-flops, shown in Fig. 1B. In this embodiment, to reduce the number of transmission stages, the front-stage AND-gate elements AND1 included in the gate means 4 are used for logical processing to generate secondary selection pulses which are not overlapped with each other. This operation is performed with the timing shown in the timing chart in Fig. 2 for noninterlaced driving.

In contrast, the shift register is driven with vertical-scanning clock signals VCK1 and VCK2 to output pulses for selecting two lines at the same time in interlaced driving, as shown in the timing chart shown in Fig. 3. With this configuration, pulses for selecting two lines at the same time can be output. If AND1 operates as in noninterlaced scanning, however, necessary selection pulses cannot be output. Therefore, to implement a vertical-scanning circuit which can be used for both noninterlaced driving which selects one line separately, and interlaced driving which selects two lines at the same time, the switching means 5, shown in Fig. 1B, are added to select the use or non-use of AND1 in each scanning. In noninterlaced driving, the vertical-scanning clock signals shown in Fig. 2 drive the shift register and switch the wiring such that a pair of primary selection pulses passes through the same AND1. In interlaced driving with two lines being selected at the same time, the wiring is switched such that primary selection pulses output from the shift register 3 separately pass through AND1.

Fig. 4 is a timing chart of signals used for interlaced driving in a liquid crystal panel having a full-frame structure with every other line being selected. Unlike an interlaced drive with two lines being selected at the same time, described above, this interlaced drive uses the switching means 5 in its electrically conductive state in the same way as for a noninterlaced drive. In other words, control signal SLT is held at the low level. This interlaced driving, with every other line being selected, is the same as that used for a CRT. If a flicker at a frequency of 15 Hz can be suppressed to a level at which no problem occurs, by improvements such as that in resistivity of the liquid crystal and that in the current leakage of a switching thin-film transistor Tr, this interlaced drive can also be practical.

As shown in the figure, to implement an interlaced drive with every other line being selected, the duty cycle of VCK1 is set to 5% and that of VCK2 is set to 95% in this embodiment. These settings are the same as for an interlaced drive with two lines being selected at the same time. Primary selection pulse b output from the second-stage D flip-flop is delayed by the time corresponding to the duty cycle of 5% against primary selection pulse a output from the first-stage D flip-flop. Primary selection pulse c output from the third-stage D flip-flop is delayed by the time corresponding to the duty cycle of 95% against primary selection pulse b output from the second-stage D flip-flop. These primary selection pulses, a, b, c, d, etc., are handled in the front-stage AND-gate elements AND1, and secondary selection

pulses, A1, B1, C1, D1, etc., are output from the stages. Namely, wide, valid selection pulses A1 and C1 and narrow, invalid selection pulses B1 and D1 are alternately output every other line. When VCK1 is set in advance such that its pulse time X falls in the horizontal-scanning blanking period, the invalid selection pulses, B1 and D1, are output within the horizontal-scanning blanking period. Therefore, no effective video signals are written for even-numbered lines.

In such a case, the active-low enable signal, EN, is supplied to the back-stage AND-gate element AND2 included in the gate means 4 in practice in the above-described interlaced drive. Enable signal EN is synchronized with the horizontal-scanning blanking period, disabling the output of invalid selection signals B1 and D1. Therefore, only the valid secondary selection pulses A2, C2, etc. are sequentially supplied to odd-numbered lines and no selection pulses are supplied to even-numbered lines as shown in the bottom of the timing chart in Fig. 4.

The timing chart shown in Fig. 5 differs from that shown in Fig. 4 in that VCK1 and VCK2 are switched. Therefore, in Fig. 5, the phase relationship between primary selection pulses a, b, c, d, etc. shift by one line. Only valid selection pulses B2, D2, etc. are output to select even-numbered lines, and odd-numbered lines are not selected in the end. As described above, valid selection pulses for every other line are supplied, for example, to odd-numbered lines in the odd field and to even-numbered lines in the even field, implementing an interlaced drive. With clock signals VCK1 and VCK2 shown in Fig. 2 and those shown in Figs. 4 and 5 being switched by an external timing generator, interlaced driving and noninterlaced driving are possible in the same active-matrix liquid crystal panel.

Fig. 6 is a circuit diagram showing a detailed configuration of switches SW included in the switching means 5 shown in Fig. 1B. In this example, each selection switch SW comprises a pair of transmission gate elements. When control signal SLT is low, one transmission gate element, TG1, becomes electrically non-conductive, and the other transmission gate element, TG2, becomes conductive. Therefore, a primary selection pulse output from the next-stage D flip-flop is supplied to the same AND1 together with the previous-stage primary selection pulse. When control signal SLT switches to high, TG1 becomes conductive while TG2 becomes non-conductive. The next-stage D flip-flop is separated. Since a high-level power voltage is supplied from TG1 to AND1 instead, AND1 opens its gate. Primary selection pulses output from the D flip-flop stage pass through AND1 as is.

Fig. 7 is a circuit diagram showing another detailed configuration of switches SW included in the switching means 5 shown in Fig. 1B. In this example, each selection switch SW comprises a combination of one NAND-gate element and one inverter. When control signal SLT is low, since a NAND-gate element opens its gate, the

primary selection pulse output from the next-stage D flip-flop is supplied to AND1 through the inverter element and the NAND-gate element. In contrast, when SLT becomes high, the NAND-gate element closes its gate, fixing its output to high. Therefore, the primary selection pulse output from the next-stage D flip-flop is separated from AND1 corresponding to the previous stage.

A liquid crystal panel which can internally switch between one-line separate selection and two-line simultaneous selection can be used in both noninterlaced drive and interlaced drive. It can be also used for video signals having various specifications with different numbers of scanning lines. With two lines selected at the same time at the desired horizontal position, an input video signal having a lower number of scanning lines than the standard can be appropriately displayed without using a scan converter or the like by eliminating variations in the aspect ratio caused by the signal, with "extension" scanning. A computer output such as VGA can be displayed on a liquid crystal panel without changing the aspect ratio in modes having the different number of scanning lines. An example for such a case will be described below.

Computer output signals such as VGA have many modes. Some modes have different numbers of scanning lines. Signals in those modes can be displayed on a CRT with the vertical display period being changed. In devices such as a liquid crystal panel in which the number of pixels (the number of dots) is fixed, however, if changes are made to display signals having the different numbers of scanning lines, the aspect ratio changes accordingly. A VGA signal in the standard mode, for example, has 640 dots in the horizontal direction and 480 dots in the vertical direction as shown in Fig. 8A. A VGA signal in a variation mode has 640 by 400 dots as shown in Fig. 8B, which has a lower number of scanning lines. If this signal is displayed on a liquid crystal panel having 640 by 480 dots, sections corresponding to 40 vertical dots at the top and bottom are formed where no signal is displayed, changing the aspect ratio of an image. In order to eliminate this problem, a video signal has to be stored once in external memory or the like and input to the liquid crystal panel with an appropriate interpolation signal being inserted into the video signal, requiring a scan-converter system, making the configuration complicated, and increasing the cost.

To solve the problem without making the system complicated, two gate lines X are selected at the same time and the same video signal is input to the corresponding liquid crystal cells LC as shown in Fig. 9. With this operation, an image extending in the vertical direction as a whole can be displayed.

When a video signal having 640 by 400 dots is input to a liquid crystal panel having 640 by 480 dots, an image can be displayed with the same aspect ratio by selecting two lines at the same time for one line per six lines as shown in Fig. 10.

To implement such an "extension" drive, a vertical-scanning circuit for intermittently selecting two lines at the same time is required. Fig. 11 shows an example of such a circuit. This circuit is basically the same as that shown in Fig. 1B and the same reference numerals as those used in Fig. 1B indicate the corresponding portions. Namely, the switching means 5 is disposed between the shift register 3, comprising multiple stages of D flip-flops, and the gate means 4. Control signal SLT controls the opening and closing of the switching means 5. When a video signal conforming to the usual standard, having the regular number of scanning lines, is input, the switching means 5 selects one line in one horizontal-scanning period to allow a normal drive. When a video signal conforming to a special standard having a lower number of scanning lines than the regular number, is input, the switching means 5 combines one-line selection and simultaneous two-line selection in one horizontal-scanning period at the specified rate to enable an "extension" drive.

Fig. 12 shows a detailed configuration of the switching means 5 shown in Fig. 11. Basically, the circuit is the same as that shown in Fig. 7. The switching means 5 comprises multiple stages of switches SW, each including a combination of a NAND-gate element and an inverter element. Vertical-scanning clock signals VCK1 and VCK2, which are in phase with a phase difference of 180 degrees, are supplied to D flip-flops alternately. Vertical-scanning start signal VST is input to the first stage of a D flip-flop. Primary selection pulses a, b, c, d, and e, output from the corresponding stages of D flip-flops, pass through the switching means 5 and the gate means 4, and secondary selection pulses A, B, C, and D are output.

"Extension" scanning operation in the vertical-scanning circuit shown in Fig. 12 will be described below by referring to the timing chart shown in Fig. 13. As shown in the figure, VCK1 and VCK2 having a duty cycle of 50% are supplied when sequential line selection is performed. Control signal SLT is held at the high level. With these operations, secondary selection pulses corresponding to one-line selection (for example, A and D) are output. When simultaneous two-line selection is performed, the duty cycles of VCK1 and VCK2 are switched to 5% and 95%. Control signal SLT is also changed to the low level at the same time. With these operations, secondary selection pulses B and C are output at the same time only in this horizontal-scanning period. As described above, one-line separate selection and two-line simultaneous selection can be switched at the desired time, implementing an "extension" drive, simply by switching the phases of VCK1 and VCK2, supplied from the timing generator, and the level of control signal SLT.

When a video signal having 400 dots in the vertical direction is input to a screen having 480 dots in the vertical direction, with simultaneous two-line selection performed for one line per six lines, the aspect ratio does not change as described above. An image, however, is



displayed with extension as a whole. To prevent this extension from occurring, for example, each line may be selected separately at the center part of a screen and two lines simultaneously selected at the top and bottom of the screen, as shown in Fig. 14. Then, the important portion of an image, which is likely to be displayed at the center, is prevented from extending vertically.

Fig. 15 is a system block diagram showing the entire configuration of a display apparatus according to the present invention. As shown in the figure, the system comprises a liquid crystal panel 11 having a full-line structure, an RGB driver 12, a decoder 13, and a timing generator 14.

The full-line liquid crystal panel 11 has the internal configuration shown in Fig. 1A. It includes arrayed liquid crystal pixels, a vertical-scanning circuit and a horizontal-scanning circuit. The decoder 13 handles an externally input video signal, such as VGA and TV signals, separates horizontal-scanning synchronization signal HSYNC and vertical-scanning synchronization signal VSYNC, and then demodulates the video signal to generate image data r, g, and b.

The RGB driver 12 performs sample-and-hold according to the sample-and-hold pulses supplied from the timing generator 14 and supplies an alternating-current RGB video signal to the full-line liquid crystal panel 11 according to alternating-current conversion signal FRP. In this example, alternating-current inversion scanning (1H scanning) is performed for each horizontal line according to FRP. The RGB driver 12 also supplies the opposing voltage  $V_{com}$  to the full-line liquid crystal panel 11.

The timing generator 14 supplies various timing signals required for noninterlaced driving and interlaced driving. It supplies to the liquid crystal panel 11 in synchronization with HSYNC and VSYNC, horizontal-scanning start signal HST, horizontal-scanning clock signals HCK1 and HCK2, vertical-scanning start signal VST, vertical-scanning clock signals VCK1 and VCK2, enable signal EN, control signal SLT, etc. It also supplies the sample-and-hold pulses and FRP to the RGB driver 12 as described above.

As described above, according to the present invention, both noninterlaced driving and interlaced driving can be used on one liquid crystal panel by internally switching between one-line separate selection and two-line simultaneous selection. External memory or the like is not required, suppressing the cost of the display apparatus. The present invention also allows the panel to display video signals conforming to various types of standards having different numbers of scanning lines without mounting a scan converter or the like externally. VGA signals conforming to various standards can be displayed on one liquid crystal panel without changing the aspect ratio.

## Claims

1. A display apparatus comprising arrayed pixels (LC), a vertical-scanning circuit (1), and a horizontal-scanning circuit (2),

wherein said vertical-scanning circuit (1) sequentially outputs selection pulses (A, B, C, D) and line-sequentially scans pixels in one vertical-scanning period;

said horizontal-scanning circuit (2) transmits and writes a video signal in one horizontal-scanning period into the pixel lines (X) selected with the sequential scanning; and

said vertical-scanning circuit includes switching means (3, 4, 5) for controlling the switching of said selection pulses sequentially output and adjusts the number of pixel lines to be selected in a horizontal-scanning period according to the standard of said video signal.

2. A display apparatus according to Claim 1, wherein said switching means (3, 4, 5) enables noninterlaced driving to be performed for one frame in one vertical-scanning period by selecting one pixel line in every horizontal-scanning period when a video signal conforming to the noninterlace standard is input, and enables interlaced driving to be performed for one field in one vertical-scanning period by selecting two pixel lines at the same time in every horizontal-scanning period and shifts the simultaneously selected two pixel lines by one line in every field when a video signal conforming to the interlace standard is input.

3. A display apparatus according to Claim 1, wherein said switching means (3, 4, 5) enables a normal drive by always selecting one pixel line in every horizontal-scanning period when a video signal conforming to the normal standard having the regular number of scanning lines is input, and enables an extension drive by combining at the specified rate a drive with one pixel line being selected in one horizontal-scanning period and a drive with two pixel lines being selected in one horizontal-scanning period when a video signal conforming to a special standard having a less number of scanning lines than the regular number is input.

4. A display apparatus according to Claim 1, wherein said vertical-scanning circuit (1) comprises a multiple-stage shift register (3) for sequentially transmitting a vertical-scanning start signal (VST) according to a vertical-scanning clock signal (VCK1, VCK2) and for sequentially generating primary selection pulses (a, b, c, ...), and gate means (4) for generating secondary selection pulses (A1, B1, ...) by applying gate processing to a pair of primary selection



pulses output from adjacent stages in said shift register, and

said switching means (5) is disposed between said shift register (3) and said gate means (4), supplies said pair of primary selection pulses to said gate means as is to output secondary selection pulses when one pixel line is selected in one horizontal-scanning period, and supplies one of said pair of primary selection pulses to said gate means with the other being intercepted to allow the original primary selection pulse to be output when two pixel lines are selected in one horizontal-scanning period.

5. A display apparatus according to Claim 1, wherein said vertical-scanning circuit (1) enables noninterlaced driving to be performed for one frame in one vertical-scanning period by selecting one pixel line in one horizontal-scanning period when a video signal conforming to the noninterlace standard is input, enables interlaced driving to be performed for one field in one vertical-scanning period by selecting one of two pixel lines and not selecting the other in every horizontal-scanning period when a video signal conforming to the interlace standard is input, and includes means for switching pixel lines to be selected and pixel lines to be not selected in every field.

30

35

40

45

50

55

FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6





**FIG. 7**




FIG. 8A




FIG. 8B




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17






FIG. 18




FIG. 19





FIG. 20





European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 96 40 0415

| DOCUMENTS CONSIDERED TO BE RELEVANT  |   |  |  |
|--|---|--|--|
| Category   | Citation of document with indication, where appropriate, of relevant passages   | Relevant to claim                                | CLASSIFICATION OF THE APPLICATION (Int.Cl.6) |
| A  | EP-A-0 416 550 (HITACHI LTD.)<br>* Abstract *<br>* column 1, line 51 - column 3, line 41;<br>figures 1A-2 *<br>* column 7, line 37 - column 8, line 34 *<br>* column 10, line 57 - column 11, line 26 * | 1,2,5  | G09G3/36                                     |
| A  | EP-A-0 607 778 (NEC CO.)<br>* Abstract *<br>* column 4, line 31 - column 5, line 12;<br>figures 2,5,8,11D *<br>-----  | 1,4  |  |
|  |   |  | TECHNICAL FIELDS SEARCHED (Int.Cl.6)         |
|  |   |  | G09G   |
| The present search report has been drawn up for all claims   |   |  |  |
| Place of search<br>THE HAGUE   |   | Date of completion of the search<br>17 June 1996 | Examiner<br>Corsi, F                         |
| <p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone<br/>Y : particularly relevant if combined with another document of the same category<br/>A : technological background<br/>O : non-written disclosure<br/>P : intermediate document</p> <p>T : theory or principle underlying the invention<br/>E : earlier patent document, but published on, or after the filing date<br/>D : document cited in the application<br/>L : document cited for other reasons<br/>&amp; : member of the same patent family, corresponding document</p> |   |  |  |

EPO FORM 1503 (11.82) (P04C01)